CMOS Low Current Measurement System for Biomedical Applications

Brian Goldstein∗, Dongsoo Kim†, Angelo Rottigni‡, Jian Xu‡, T. Kyle Vanderlick‡ and Eugenio Culurciello∗
∗Department of Electrical Engineering, Yale University, New Haven, CT, USA
†Dipt. di Elettronica e Informazione, Politecnico di Milano Via Golgi, Milano, Italy
‡Department of Chemical Engineering, Yale University, New Haven, CT, USA
Email: eugenio.culurciello@yale.edu

Abstract—We present a micro-chip implementation of a low current measurement system for biomedical applications using capacitive feedback that exhibits 190 fA of RMS noise in a 1 kHz bandwidth. The sampling rate is selectable up to 100 kHz. When measuring the amplifier noise with a 10 GΩ resistor and a 47 pF capacitor at the input, typical of cell membrane capacitance in DNA and patch clamp experiments, the measured RMS noise was 2.44 pA on a 50 pA signal in a 10 kHz bandwidth. Two channels were implemented on 630×440 μm² using a 0.5μm CMOS process. Each channel consumes 1.5 mW of power from a 3.3 V supply. We used our device to measure the characteristics of an artificial lipid bilayer similar to the ones used in DNA sequencing experiments via nanopores.

I. INTRODUCTION

Integrated multi-channel low-noise current measurement systems are becoming extremely important components to interface and study physical phenomena at the sub-micro-scale for use in biological research and instrumentation. For example, patch-clamp is the electrophysiology gold standard technique to measure ion-channel currents when the cell membrane is “clamped” to commanded voltages. A low current measurement system (LCMS) is required to study the effect of drugs and medical treatments on ion channel dynamics [1] [2]. During single channel recording, the current level can be as low as tens of pico-amperes in 1-10 kHz bandwidth with a 50 pF electrode capacitance.

Another application that requires an integrated low current measurement system is a potential rapid DNA sequencing system where base pairs passing through a nanopore as shown in Fig. 1 can be detected using current measurements in the range of 10-100 pA with a 10 kHz bandwidth and an input capacitance of 60 pF [3]. This system will dramatically reduce the cost and increase the speed of DNA sequencing and genomic research. Genomic information has a wide range of applications including human medicine, agriculture, security and defense, and evolutionary biology [4]. All of these measurements require a compact instrumentation headstage that has a very low input current noise at high sampling frequencies due to the magnitude and the speed of the signals being measured. It is very difficult to design an LCMS that can do high speeds such as 10 kHz with low-noise such as <1 pA RMS input-referred noise measurements with a large load such as 60 pF because the bandwidth and input capacitance have a direct and large affect on the final measurement noise. It is desirable to have an integrated system with a high dynamic range capable of being used in recording for both applications.

Commercial patch-clamp amplifier systems are available, such as Molecular Devices’ Axopatch 200B [5], but these systems are currently bulky, expensive, and not particularly suitable for simultaneous automatic measurements on a large number of cells in parallel, a very desirable feature [6]. A current amplifier front-end for nanobiosensors that uses a sophisticated integrator-differentiator circuit was presented in [7], but it requires a large silicon area which is less amenable to large array integration. Integrated multi-channel systems have the advantage of reducing the main noise source of the system, the electrode capacitance, and enable simultaneous and automatic measurement on a large number of cells in parallel. While an integrated patch-clamp system has been presented in [8], it is only for use in whole cell recording where the recorded currents are larger, in the range of 1-10 nA while typical recording bandwidths are 5-10 kHz. While there is much literature on potentiostats, these systems work in the uA or nA level, and only achieve low noise when measuring at low frequencies, below the requirements of these applications.

Fig. 1. Biomedical applications of this low current measurement system include DNA sequencing. An exonuclease cleaves individual bases from a strand of DNA. The bases enter the nanopore and temporarily bind to a cyclodextrin ring. An electrode in the pore applies a known voltage and the resulting current is measured to determine which base is in the nanopore.
This work is the foundation for an integrated system capable of recording whole cell experiments and also single channel experiments. Currently, there are no commercial arrays of low-noise current amplifiers for biomedical interfaces that can scale up to multiple (>1,000) channels on a single microchip. This work presents a multi-channel low-noise integrated low current measurement system that features high bandwidth, sensitivity, and dynamic range to measure bidirectional currents in the range required for biomedical recording while allowing control of the voltage at the input node, known as voltage clamping.

II. System Overview

The system, shown in Fig. 2, features a current integrator for the first stage with selectable gain, followed by an inverting post amplifier stage. The feedback capacitance of the integrator is selectable as either 100 fF or 1 pF and the post amplifier can supply a further gain of 10 or be bypassed if it is not needed. The low-pass filter is used to filter out high frequency noise that is higher than the selected sampling frequency.

In this system, an amplifier with capacitive feedback is used to fix the applied voltage to the cell under test. Either resistive or capacitive feedback could have been chosen, each with its own advantages and disadvantages. A resistive feedback system enables continuous time recording, while our capacitive feedback system is a discrete time system because it requires resetting the capacitor to avoid the amplifier reaching saturation. Capacitive feedback was chosen because a resistive feedback system would add thermal noise due to the resistor. In order to reduce the thermal noise of the resistor, a very large value resistor would be necessary which would have too much distributed capacitance to be implemented in this 0.5-µm bulk CMOS technology [9]. The capacitive feedback system adds noise only due to the switching effect on the capacitor. The overall noise of the measurement with this system will depend on the equivalent input circuit and the sampling frequency, and has previously been analyzed in [10].

The current integrator consists of an OTA with a cascoded output stage and is shown in Fig. 3. The cascoded output stage boosts the gain of the mirrored OTA. Wide input transistors are used to reduce thermal noise, along with large area to decrease flicker noise. The input capacitance due to the transistors is much smaller than the electrode capacitance. In this technology, the NMOS mirror transistors exhibit higher levels of flicker noise than the PMOS, so the lengths of these were also increased, while the W/L ratio of the PMOS to NMOS transistors was kept at 1. The OTA tail transistor was biased for a current of 233 µA, while the current in the left and right branches is reduced by the ratio of the current mirror. In open loop configuration, the DC gain is 90 dB which will ensure high linearity. The integrator is periodically reset, so the OTA was designed to have a phase margin of 60 degrees when in a follower configuration. The reset time of the integrator depends on the OTA bandwidth, which decreases with the load capacitance. With a high 60 pF load at the input from the electrode, which is also seen at the output during the reset, the GBP is 3MHz and the minimum reset time is 2 µs. In this system, the integrator is the dominant noise source and was designed to have 5.850 nV/√Hz of input-referred noise at 10 kHz and 4.715 nV/√Hz at 100 kHz to compromise between power, noise, and area. The OTA has an output swing greater than 1.5 Volts. The common mode input range is 1 V, allowing for a wide range of command voltages to be applied. Typically only 100-500 mV are applied in patch-clamping.

The integrator has two phases: reset and integration. During the reset phase, the switch between the negative input terminal of the OTA and its output is closed, shorting the feedback capacitor and setting the output voltage to Vcmd. In this phase, the only noise source is the op-amp. During the integration phase, the switch is opened, the feedback capacitor has an initial charge of zero and integrates the input current. The op-amp offset and switching effects due to clock feed through and charge injection are eliminated by correlated double sampling (CDS). The CDS function reduces the effect of the low frequency noise by the subtraction operation. Since thermal noise is not correlated, the thermal noise is doubled, which is the reason for designing the OTA to exhibit low thermal noise.

Since the integration time is dictated by the sampling frequency, and $C_F$ is limited by the manufacturing process limits, more gain may be required to sample the output voltage. The post amplifier can be enabled for this purpose. The inverting configuration is chosen to reduce the input common mode voltage range requirement. The gain is determined by the ratio $n = C_1/C_2$. The low-pass filter is used to reduce the noise component above half of the sampling frequency.

The input current can be determined from the sensor’s output voltage by first dividing by the voltage gain of each voltage amplifying stage to determine the integrator’s output.
Integrator
Post Amplifier
Low Pass Filter
Test Structure
Channel A
Channel B

(a) Die Micrograph
(b) System Board

Fig. 4. The fabricated LCMS chip. Each channel is only 630×220 µm². It is soldered onto a custom 4 layer PCB board with supporting circuitry.

0 200 400 600 800 1000
−40 −20 0 20 40 60 80
Measured Current [pA]
Time [ms]

Fig. 5. Measured current output of a 50 pA step using a 10 GΩ resistor, showing 1.35 pA RMS noise at a sampling rate of 10 kHz when \( C_F = 100 \text{ fF} \), voltage, and then converting this voltage to current by using the relation \( I = C_F \cdot \frac{dV}{dt} \).

III. MEASUREMENT RESULTS

The designed LCMS was fabricated in a 0.5-µm CMOS process and the die micrograph is shown in Fig. 4(a). We designed a custom 4-layer printed circuit board with separate analog and digital power planes shown in Fig. 4(b). The fabricated LCMS has two channels, each occupying 630×220 µm² die area. The external ADC is an Analog Devices AD7685 and the system uses an Opal Kelly XEM3001v2 board which features a Xilinx Spartan-3 FPGA and a USB Controller to communicate with a PC for user configuration and data logging. The LCMS was tested by applying voltages across a 10 GΩ resistor using a Keithley 236 Source Measure Unit to generate a known current. Load capacitors were inserted to simulate electrode load capacitance, which greatly affects the overall noise performance. A 500 mV step was applied resulting in a 50 pA current which was accurately measured by the LCMS with 1.35 pA RMS input referred noise at a 10 kHz sampling rate as shown in Fig. 5. After adding a 47 pF capacitor at the input, typical for the intended applications, the measured RMS noise was 2.44 pA at the same sampling rate. The linearity error with a 100 fF and 1 pF integrating capacitor was measured and is less than ±0.5% for the input current range of (-1300 1200 pA) @100 fF, (-12 nA 13 nA) @ 1pF and is presented in Fig. 8. By switching between the available on-chip integrating capacitors, the measured dynamic range is 83 dB with less than ±0.5% linearity error at 10 kHz sampling rate. If the integrating capacitor is not switched, a dynamic range of 63 dB was measured at the same sampling rate. The noise spectral density was recorded and is shown in Fig. 6. The measured RMS current noise at different sampling frequencies is presented in Fig. 7.

The LCMS was then used to characterize the electrophysiological properties of a planar lipid bilayer. A planar lipid bilayer was formed in a hole of Teflon membrane between two aqueous compartments by the Montal-Mueller method [12] and is shown in Figs 9(a) and (b). The square and triangular voltage signals shown in Fig. 9(c), from an external function generator, were applied across the lipid bilayer while the current through the lipid bilayer was recorded by the chip in order to characterize it. The bilayer can be modeled electrically as an RC circuit. From the recorded signals, the specific capacitance of the lipid bilayer was calculated as 1.0495 µF/cm² and the specific resistance as 1.7365 MΩcm², which is consistent with the reported properties of the black lipid membrane [13]. While the Keithley tests indicate our
Fig. 8. Linearity Error Measurement Results for $C_T=1$ pF with a 10 kHz sampling rate.

Fig. 9. Lipid Bilayer Experimental setup and results.

Table I

<table>
<thead>
<tr>
<th>Structure</th>
<th>This work</th>
<th>TBCAS 09 [8]</th>
<th>ISSCC 09 [11]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>Capacitive Feedback</td>
<td>Resistive Feedback</td>
<td>Capacitive Feedback</td>
</tr>
<tr>
<td>Power Supply</td>
<td>0.5-µm CMOS</td>
<td>0.5-µm SOS</td>
<td>0.35-µm CMOS</td>
</tr>
<tr>
<td>Power consumption</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Number of channels</td>
<td>1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Core area</td>
<td>0.27 mm$^2$</td>
<td>0.8 mm$^2$</td>
<td>0.5 mm$^2$</td>
</tr>
<tr>
<td>Input RMS current noise</td>
<td>1.35 pA @ 10 kHz</td>
<td>5 pA @ 10kHz</td>
<td>0.15 pA @ 1 kHz</td>
</tr>
<tr>
<td>Linearity Error</td>
<td>±0.02%</td>
<td>unknown</td>
<td>±0.02%</td>
</tr>
<tr>
<td>Input current range</td>
<td>±1200 pA, ± 13 nA</td>
<td>±20 nA</td>
<td>±200 pA, ± 5nA</td>
</tr>
</tbody>
</table>

The authors would like to thank Berin Martini for his programming assistance. This project was partly funded by NSF IDBR DBI-0649349, ONR N00014-08-1-0065 and N00014-08-1-1014, and NIH R01 NS06511.

References